ATtiny1624/1626/1627

RXDATAH

Receiver Data Register High Byte

This register contains the MSb of the data received by the USART receiver, as well as status bits reflecting the status of the received data frame. The USART receiver is double-buffered, and this register always represents the data and status bits for the oldest received frame. If the data and status bits for only one frame is present in the receive buffer, this register contains that data.

The buffer shifts out the data either when RXDATAL or RXDATAH is read, depending on the configuration. The register, which does not lead to data being shifted, must be read first to be able to read both bytes before shifting.

When the Character Size (CHSIZE) bits in the Control C (USARTn.CTRLC) register is configured to 9-bit (low byte first), a read of RXDATAH shifts the receive buffer, or else, RXDATAL shifts the buffer.

  0x01 8 - 0x00    

Receiver Data Register High Byte

Bit  7 6 5 4 3 2 1 0  
  RXCIF BUFOVF       FERR PERR DATA[8]  
Access  R R       R R R  
Reset  0 0       0 0 0  

Bit 0 – DATA[8]: Receiver Data Register

Receiver Data Register

When using a 9-bit frame size, this bit holds the ninth bit (MSb) of the received data.

When the Receiver Mode (RXMODE) bit field in the Control B (USARTn.CTRLB) register is configured to LIN Constrained Auto-Baud (LINAUTO) mode, this bit indicates if the received data are within the response space of a LIN frame. This bit is cleared if the received data are in the protected identifier field and is otherwise set.

Bit 1 – PERR: Parity Error

Parity Error

This flag is set if parity checking is enabled and the received data has a parity error, or else, this flag cleared. For details on parity calculation, refer to Parity.

This flag is not used in the Host SPI mode of operation.

Bit 2 – FERR: Frame Error

Frame Error

This flag is set if the first Stop bit is ‘0’ and cleared when it is correctly read as ‘1’.

This flag is not used in the Host SPI mode of operation.

Bit 6 – BUFOVF: Buffer Overflow

Buffer Overflow

This flag is set if a buffer overflow is detected. A buffer overflow occurs when the receive buffer is full, a new frame is waiting in the receive shift register, and a new Start bit is detected. This flag is cleared when the Receiver Data (USARTn.RXDATAL and USARTn.RXDATAH) registers are read.

This flag is not used in the Host SPI mode of operation.

Bit 7 – RXCIF: USART Receive Complete Interrupt Flag

USART Receive Complete Interrupt Flag

This flag is set when there are unread data in the receive buffer and cleared when the receive buffer is empty.