PIR1

Peripheral Interrupt Request Register 1

Notes:

1.RC1IF is read-only. User software must read RC1REG to clear RC1IF.
2.TX1IF is read-only. User software must load TX1REG to clear TX1IF. TX1IF does not indicate a completed transmission (use TMRT for this purpose instead).
3.Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable (GIE) bit. User software needs to ensure the appropriate interrupt flag bits are cleared before enabling an interrupt.

Bit 7 – CCP1IF: CCP1 Interrupt Flag

CCP1 Interrupt Flag

Value	CCP Mode
Value	Capture	Compare	PWM
`1`	Capture occurred (must be cleared in software)	Compare match occurred (must be cleared in software)	Output trailing edge occurred (must be cleared in software)
`0`	Capture did not occur	Compare match did not occur	Output trailing edge did not occur

TMR2 Interrupt Flag

Value	Description
1	Interrupt has occurred (must be cleared in software)
0	Interrupt event has not occurred

TMR1 Interrupt Flag

Value	Description
1	Interrupt has occurred (must be cleared in software)
0	Interrupt event has not occurred

EUSART1 Receive Interrupt Flag⁽¹⁾

Value	Description
1	The EUSART1 receive buffer (RC1REG) is not empty (contains at least one byte)
0	The EUSART1 receive buffer is empty

EUSART1 Transmit Interrupt Flag⁽²⁾

Value	Description
1	The EUSART1 transmit buffer (TX1REG) is empty
0	The EUSART1 transmit buffer is not empty

MSSP1 Bus Collision Interrupt Flag

Value	Description
1	A bus collision was detected (must be cleared in software)
0	No bus collision was detected

MSSP1 Interrupt Flag

Value	Description
1	Interrupt has occurred (must be cleared in software)
0	Interrupt event has not occurred

ADC Interrupt Flag

Value	Description
1	Interrupt has occurred (must be cleared in software)
0	Interrupt event has not occurred