Timer2 operates in three major modes:
Within each operating mode, there are several options for starting, stopping and Reset. Table 1 lists the options.
In all modes, the T2TMR count register increments on the rising edge of the clock signal from the programmable prescaler. When T2TMR equals T2PR, a high level output to the postscaler counter is generated. T2TMR is cleared on the next clock input.
An external signal from hardware can also be configured to gate the timer operation or force a T2TMR count Reset. In Gate modes, the counter stops when the gate is disabled and resumes when the gate is enabled. In Reset modes, the T2TMR count is reset on either the level or edge from the external source.
The T2TMR and T2PR registers are both directly readable and
writable. The T2TMR register is cleared and the T2PR register initializes to
0xFF on any device Reset. Both the prescaler and postscaler counters
are cleared on the following events: