The RTG4® Two-Port Large SRAM configurator helps to configure a Two-Port Large SRAM instance and define how the signals are connected.
A Two-Port Large SRAM allows write access on one port and read access on the other port (see the following figure). The core configurator cascades Large SRAM blocks automatically to create wide and deep memories by choosing the most efficient aspect ratio. It also handles the grounding of unused bits. The core configurator supports the generation of memories that have different Read and Write aspect ratios.
Two-Port Large SRAM is synchronous with read and write operations, setting up the addresses as well as writing and reading the data. The memory write and read operations are triggered at the rising edge of the clock. The address, data, write-enable, and read-enable inputs are registered.
An optional pipeline register is available at the read data port to improve the clock-to-out delay. When ECC is enabled, output flags are generated to indicate single-bit-correct and double-bit-detect.
For more information about Two-Port Large SRAM, refer to the RTG4 User Guide.
