This section describes the general access timing concepts for internal memory access. The internal data SRAM access is performed in two clkCPU cycles as described in the figure below.