Sampling Delay

The Sample Delay Selection bit field (SAMPDLY) in the Control B (ADC.CTRLB) register can be written to insert a number of delay cycles between consecutive ADC conversions. When used together with hardware sample accumulation, SAMPDLY can be used to de-alias the ADC bursting frequency from harmonic noise frequency components present in the sampled analog signal.