RX Complete
Interrupt Enable 0
Writing this bit to
one enables interrupt on the RXC0 Flag. A USART Receive Complete interrupt will be
generated only if the RXCIE0 bit is written to one, the Global Interrupt Flag in
SREG is written to one and the RXC0 bit in UCSR0A is set.
TX Complete
Interrupt Enable 0
Writing this bit to
one enables interrupt on the TXC0 Flag. A USART Transmit Complete interrupt will be
generated only if the TXCIE0 bit is written to one, the Global Interrupt Flag in
SREG is written to one and the TXC0 bit in UCSR0A is set.
USART Data Register
Empty Interrupt Enable 0
Writing this bit to
one enables interrupt on the UDRE0 Flag. A Data Register Empty interrupt will be
generated only if the UDRIE0 bit is written to one, the Global Interrupt Flag in
SREG is written to one and the UDRE0 bit in UCSR0A is set.
Receiver Enable
0
Writing this bit to
one enables the USART Receiver. The Receiver will override normal port operation for
the RxDn pin when enabled. Disabling the Receiver will flush the receive buffer
invalidating the FE0, DOR0, and UPE0 Flags.
Transmitter Enable
0
Writing this bit to
one enables the USART Transmitter. The Transmitter will override normal port
operation for the TxD0 pin when enabled. The disabling of the Transmitter (writing
TXEN0 to zero) will not become effective until ongoing and pending transmissions are
completed, i.e., when the Transmit Shift Register and Transmit Buffer Register do
not contain data to be transmitted. When disabled, the Transmitter will no longer
override the TxD0 port.
Character Size
0
The UCSZ02 bits combined with the UCSZ0[1:0] bit in UCSR0C sets the number of
data bits (Character Size) in a frame the Receiver and Transmitter use.
This bit is reserved in Master SPI Mode (MSPIM).
Receive Data Bit 8
0
RXB80 is the ninth data bit of the received character when operating
with serial frames with nine data bits. Must be read before reading the low bits
from UDR0.
This bit is reserved in Master SPI Mode (MSPIM).
Transmit Data Bit 8
0
TXB80 is the ninth data bit in the character to be transmitted when
operating with serial frames with nine data bits. Must be written before writing
the low bits to UDR0.
This bit is reserved in Master SPI Mode (MSPIM).