The following figure shows the routing of the LPDDR3 address, control, DQ, and DM signals.
The following figure shows the routing of LPDDR3 clock and DQS signals.