Timing Constraints

The configurator generates a timing constraint for the internal CCC. Users can add or modify the I/O delay a timing constraint based on the part, and board layout. DQ input delay can be changed using Libero SoC > I/O Editor.