Integrated PHY

The integrated PHY, which consists of the I/O lane provides a physical interface to QDR II+ and QDR II+ Xtreme SRAM devices. It receives commands from the QDR controller and generates the QDR memory signals required to access the external QDR memory. In QDR subsystem, the I/O Lane gear ratio is configured to 4:1.