This section describes the read/write rules and sequences in the native interface. For information about native interface signals, see Table 3.
Note: During the simulation users can find
difference between Core configuration timings (JEDEC®) and simulation results.
This is due to the internal architecture of the controller (T4), which includes a 4-stage
queue so that commands to memory are issued at every 4 clock cycles.