8.3 Signal Description

The pins used for interfacing the compliant external devices are multiplexed with PIO lines.

Table 8-1. I/O Lines
Signal Pin Description Client I/O Line
MISO Host In Client Out Output F9
MOSI Host Out Client In Input G9
CS Peripheral Chip Select/Client Select Input G8
SCK Serial Clock Input H9