37.13.3 Digital Frequency Locked Loop (DFLL48M) Characteristics
Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units |
---|---|---|---|---|---|---|
fOUT | Output frequency | DFLLVAL.COARSE
= DFLL48M COARSE CAL DFLLVAL.FINE = 512 | 47 | 48 | 49 | MHz |
IDFLL | Power consumption on VDDIN | IDFLLVAL.COARSE = DFLL48M COARSE CAL DFLLVAL.FINE = 512 | - | 403 | 453 | μA |
tSTARTUP | Start-up time | DFLLVAL.COARSE = DFLL48M COARSE CAL DFLLVAL.FINE = 512 fOUT within 90 % of final value | - | 8 | 9 | μs |
Note: 1. DFLL48M in Open loop after calibration at room temperature.
Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units |
---|---|---|---|---|---|---|
fOUT | Average Output frequency | fREF = XTAL, 32 .768kHz, 100ppm DFLLMUL = 1464 | 47.963 | 47.972 | 47.981 | MHz |
fREF | Reference frequency | 0.732 | 32.768 | 33 | kHz | |
Jitter | Cycle to Cycle jitter | fREF = XTAL, 32 .768kHz, 100ppm DFLLMUL = 1464 | - | - | 0.42 | ns |
IDFLL | Power consumption on VDDIN | fREF = XTAL, 32 .768kHz, 100ppm DFLLMUL = 1464 | - | 425 | 482 | μA |
tLOCK | Lock time | fREF = XTAL, 32 .768kHz, 100ppm DFLLMUL = 1464 DFLLVAL.COARSE = DFLL48M COARSE CAL DFLLVAL.FINE = 512 DFLLCTRL.BPLCKC = 1 DFLLCTRL.QLDIS = 0 DFLLCTRL.CCDIS = 1 DFLLMUL.FSTEP = 10 | 100 | 200 | 500 | μs |
Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units |
---|---|---|---|---|---|---|
fOUT | Average Output frequency | fREF = 32 .768kHz | 47.963 | 47.972 | 47.981 | MHz |
fREF | Reference frequency | 0.732 | 32.768 | 33 | kHz | |
Jitter | Cycle to Cycle jitter | fREF = 32 .768kHz | - | - | 0.42 | ns |
IDFLL | Power consumption on VDDIN | fREF =32 .768kHz | - | 403 | 453 | μA |
tLOCK | Lock time | fREF = 32
.768kHz DFLLVAL.COARSE = DFLL48M COARSE CAL DFLLVAL.FINE = 512 DFLLCTRL.BPLCKC = 1 DFLLCTRL.QLDIS = 0 DFLLCTRL.CCDIS = 1 DFLLMUL.FSTEP = 10 | - | 200 | 500 | μs |
- To insure that the device stays within the maximum allowed clock frequency, any reference clock for DFLL in close loop must be within a 2% error accuracy.