37.13.3 Digital Frequency Locked Loop (DFLL48M) Characteristics

Table 37-52. DFLL48M Characteristics - Open Loop Mode(1)
SymbolParameterConditionsMin.Typ.Max.Units
fOUTOutput frequencyDFLLVAL.COARSE = DFLL48M COARSE CAL

DFLLVAL.FINE = 512

474849MHz
IDFLLPower consumption on VDDINIDFLLVAL.COARSE = DFLL48M COARSE CAL

DFLLVAL.FINE = 512

-403453μA
tSTARTUPStart-up timeDFLLVAL.COARSE = DFLL48M COARSE CAL

DFLLVAL.FINE = 512

fOUT within 90 % of final value

-89μs

Note: 1. DFLL48M in Open loop after calibration at room temperature.

Table 37-53. DFLL48M Characteristics - Closed Loop Mode(1) (Device Variant A)
SymbolParameterConditionsMin.Typ.Max.Units
fOUTAverage Output frequencyfREF = XTAL, 32 .768kHz, 100ppm DFLLMUL = 146447.96347.97247.981MHz
fREFReference frequency0.73232.76833kHz
JitterCycle to Cycle jitterfREF = XTAL, 32 .768kHz, 100ppm DFLLMUL = 1464--0.42ns
IDFLLPower consumption on VDDINfREF = XTAL, 32 .768kHz, 100ppm DFLLMUL = 1464-425482μA
tLOCKLock timefREF = XTAL, 32 .768kHz, 100ppm DFLLMUL = 1464

DFLLVAL.COARSE = DFLL48M COARSE CAL

DFLLVAL.FINE = 512

DFLLCTRL.BPLCKC = 1

DFLLCTRL.QLDIS = 0

DFLLCTRL.CCDIS = 1

DFLLMUL.FSTEP = 10

100200500μs
Table 37-54. DFLL48M Characteristics - Closed Loop Mode(1) (Device Variant B, C, D, and L)
SymbolParameterConditionsMin.Typ.Max.Units
fOUTAverage Output frequencyfREF = 32 .768kHz47.96347.97247.981MHz
fREFReference frequency0.73232.76833kHz
JitterCycle to Cycle jitterfREF = 32 .768kHz--0.42ns
IDFLLPower consumption on VDDINfREF =32 .768kHz-403453μA
tLOCKLock timefREF = 32 .768kHz

DFLLVAL.COARSE = DFLL48M COARSE CAL

DFLLVAL.FINE = 512

DFLLCTRL.BPLCKC = 1

DFLLCTRL.QLDIS = 0

DFLLCTRL.CCDIS = 1

DFLLMUL.FSTEP = 10

-200500μs
  1. To insure that the device stays within the maximum allowed clock frequency, any reference clock for DFLL in close loop must be within a 2% error accuracy.