SAM D21/DA1 Family

39.8.3 Digital Frequency Locked Loop (DFLL48M) Characteristics

Table 39-37. DFLL48M Characteristics - Open Loop Mode⁽¹⁾(Device Variant A)
Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
f_OUT	Output frequency	IDFLLVAL.COARSE = DFLL48M COARSE CAL DFLLVAL.FINE = 512	47	48	49	MHz
I_DFLL	Power consumption on V_DDIN	IDFLLVAL.COARSE = DFLL48M COARSE CAL DFLLVAL.FINE = 512	-	403	457	μA
t_STARTUP	Start-up time	DFLLVAL.COARSE = DFLL48M COARSE CAL DFLLVAL.FINE = 512 f_OUTwithin 90 % of final value	7	8	9	μs

Table 39-38. DFLL48M Characteristics - Open Loop Mode⁽¹⁾(Device Variant B, C, D and L)
Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
f_OUT	Output frequency	IDFLLVAL.COARSE = DFLL48M COARSE CAL DFLLVAL.FINE = 512	47	48	49	MHz
I_DFLL	Power consumption on V_DDIN	IDFLLVAL.COARSE = DFLL48M COARSE CAL DFLLVAL.FINE = 512	-	403	453	μA
t_STARTUP	Start-up time	DFLLVAL.COARSE = DFLL48M COARSE CAL DFLLVAL.FINE = 512 f_OUTwithin 90 % of final value	-	8	9	μs

Note: 1. DFLL48M in Open loop after calibration at room temperature.

Table 39-39. DFLL48M Characteristics - Closed Loop Mode⁽¹⁾(Device Variant A)
Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
f_OUT	Average Output frequency	f_REF = 32 .768kHz	47.76	48	48.24	MHz
f_REF	Reference frequency		0.732	32.768	33	kHz
Jitter	Cycle to Cycle jitter	f_REF = 32 .768kHz	-	-	1.04	ns
I_DFLL	Power consumption on V_DDIN	f_REF = 32 .768kHz	-	425	482	μA
t_LOCK	Lock time	f_REF = 32 .768kHz DFLLVAL.COARSE = DFLL48M COARSE CAL DFLLVAL.FINE = 512 DFLLCTRL.BPLCKC = 1 DFLLCTRL.QLDIS = 0 DFLLCTRL.CCDIS = 1 DFLLMUL.FSTEP = 10	100	200	500	μs

Table 39-40. DFLL48M Characteristics - Closed Loop Mode⁽¹⁾(Device Variant B, C, D and L)
Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
f_OUT	Average Output frequency	f_REF = 32 .768kHz	47.76	48	48.24	MHz
f_REF	Reference frequency		0.732	32.768	33	kHz
Jitter	Cycle to Cycle jitter	f_REF = 32 .768kHz	-	-	0.42	ns
I_DFLL	Power consumption on V_DDIN	f_REF = 32 .768kHz	-	403	453	μA
t_LOCK	Lock time	f_REF = 32 .768kHz DFLLVAL.COARSE = DFLL48M COARSE CAL DFLLVAL.FINE = 512 DFLLCTRL.BPLCKC = 1 DFLLCTRL.QLDIS = 0 DFLLCTRL.CCDIS = 1 DFLLMUL.FSTEP = 10	-	200	500	μs

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.