25.3 Block Diagram

Figure 25-5. DMA Controller Top Block Diagram