13.1 Overview
The Cortex-M Cache Controller provides an L1 cache to the Cortex-M CPU. The CMCC sits transparently between the CPU and the cache leading to improved performance.
The CMCC interfaces with the CPU through the AHB and is connected to the APB bus interface for its configuration.