36.3 Block Diagram

The MPDDRC is partitioned in two blocks (see figure below):

• An Interconnect Matrix block that manages concurrent accesses on the system bus between 8 system bus hosts and integrates an arbiter
• A DDR Controller that translates system bus requests (read/write) in the DDR-SDRAM protocol