18.2 Embedded Characteristics One Host Cortex-A5 core Two Clients ROM Peripheral system bus interconnect/matrix (client) Single-Cycle Arbitration One Remap State
