Figure 33-12. Switch Main System Bus Clock from Slow Clock to PLL ClockFigure 33-13. Switch Main System Bus Clock from Main Clock to Slow ClockFigure 33-14. Change PLLA ProgrammingFigure 33-15. Programmable Clock Output Programming
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.