16.11.16 CoreSight ROM Table Memory Type
| Name: | MEMTYPE |
| Offset: | 0x1FCC |
| Reset: | x determined by Debug Access Level (DAL) |
| Property: | - |
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
| Access | |||||||||
| Reset |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| Access | |||||||||
| Reset |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| Access | |||||||||
| Reset |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| SMEMP | |||||||||
| Access | R | ||||||||
| Reset | x |
Bit 0 – SMEMP System Memory Present
This bit indicates whether system memory is present on the bus that connects to the ROM table.
This bit is set at power-up if the Debug Access Level is different from DAL0, indicating that the system memory is accessible from a debug adapter.
This bit is cleared at power-up if the Debug Access Level is DAL0, indicating that the system memory is not accessible from a debug adapter.