4.3.8.1.6 External Interrupt Source Input Stage

Figure 4-9. External Interrupt Source Input Stage