Jump to main content
36.20.5 NFC Interrupt Disable Register The following
configuration values are valid for all listed bit names of this register: 0: No effect.
1: Disables the corresponding interrupt.
Name: HSMC_IDR Offset: 0x010 Reset: – Property: Write-only
Bit 31 30 29 28 27 26 25 24 RB_EDGE0 Access W Reset –
Bit 23 22 21 20 19 18 17 16 NFCASE AWB UNDEF DTOE CMDDONE XFRDONE Access W W W W W W Reset – – – – – –
Bit 15 14 13 12 11 10 9 8 Access Reset
Bit 7 6 5 4 3 2 1 0 RB_FALL RB_RISE Access W W Reset – –
Bit 24 – RB_EDGE0 Ready/Busy Line 0 Interrupt
Disable
Bit 23 – NFCASE NFC Access Size Error Interrupt Disable
Bit 22 – AWB Accessing While Busy Interrupt Disable
Bit 21 – UNDEF Undefined Area Access Interrupt Disable
Bit 20 – DTOE Data Timeout Error Interrupt Disable
Bit 17 – CMDDONE Command Done Interrupt Disable
Bit 16 – XFRDONE Transfer Done Interrupt Disable
Bit 5 – RB_FALL Ready Busy Falling Edge Detection Interrupt Disable
Bit 4 – RB_RISE Ready Busy Rising Edge Detection Interrupt Disable
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.