34.1.2 MPDDR Controller Block Diagram
Note: For more details, refer to the section ”DDR and SDMMC I/Os Calibration”.
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.