21.8.1.6 External Interrupt Source Input Stage

Figure 21-5. External Interrupt Source Input Stage