Problem Description

Switching a DPLL between two REF pins with configured frequencies that are not integer multiples of 0.25 Hz causes a phase jump on HPOUT pins.