3 Pin Allocation Tables

Table 3-1. 28-Pin Allocation Table
I/O	28-Pin PDIP SOIC SSOP	28-Pin VQFN	ADC	Reference	Timers	CCP	10-Bit PWM	MSSP	EUSART	IOC	Interrupt	Basic
RA0	2	27	ANA0	—	—	—	—	—	—	IOCA0	—	—
RA1	3	28	ANA1	—	—	—	—	—	—	IOCA1	—	—
RA2	4	1	ANA2	—	—	—	—	—	—	IOCA2	—	—
RA3	5	2	ANA3	V_REF+ (ADC)	—	—	—	—	—	IOCA3	—	—
RA4	6	3	—	—	T0CKI⁽¹⁾	—	—	—	—	IOCA4	—	—
RA5	7	4	ANA5	—	—	—	—	SS1⁽¹⁾	—	IOCA5	—	—
RA6	10	7	—	—	—	—	—	—	—	IOCA6	—	CLKOUT
RA7	9	6	—	—	—	—	—	—	—	IOCA7	—	CLKIN
RB0	21	18	ANB0	—	—	—	—	—	—	IOCB0	INT⁽¹⁾	—
RB1	22	19	ANB1	—	—	—	—	—	—	IOCB1	—	—
RB2	23	20	ANB2	—	—	—	—	—	—	IOCB2	—	—
RB3	24	21	ANB3	—	—	—	—	—	—	IOCB3	—	—
RB4	25	22	ANB4 ADACT⁽¹⁾	—	—	—	—	—	—	IOCB4	—	—
RB5	26	23	ANB5	—	T1G⁽¹⁾	—	—	—	—	IOCB5	—	—
RB6	27	24	—	—	—	—	—	—	—	IOCB6	—	ICSPCLK ICDCLK
RB7	28	25	—	—	—	—	—	—	—	IOCB7	—	ICSPDAT ICDDAT
RC0	11	8	—	—	T1CKI⁽¹⁾	—	—	—	—	IOCC0	—	—
RC1	12	9	—	—	—	CCP2⁽¹⁾	—	—	—	IOCC1	—	—
RC2	13	10	ANC2	—	—	CCP1⁽¹⁾	—	—	—	IOCC2	—	—
RC3	14	11	ANC3	—	T2IN⁽¹⁾	—	—	SCL1^(1,3,4) SCK1^(1,3,4)	—	IOCC3	—	—
RC4	15	12	ANC4	—	—	—	—	SDA1^(1,3,4) SDI1^(1,3,4)	—	IOCC4	—	—
RC5	16	13	ANC5	—	—	—	—	—	—	IOCC5	—	—
RC6	17	14	ANC6	—	—	—	—	—	CK1^(1,3)	IOCC6	—	—
RC7	18	15	ANC7	—	—	—	—	—	RX1⁽¹⁾ DT1^(1,3)	IOCC7	—	—
RE3	1	26	—	—	—	—	—	—	—	IOCE3	—	MCLR V_PP
V_DD	20	17	—	—	—	—	—	—	—	—	—	V_DD
V_SS	8 19	5 16	—	—	—	—	—	—	—	—	—	V_SS
OUT⁽²⁾	—	—	—	—	TMR0	CCP1 CCP2	PWM3 PWM4	SCL1 SCK1 SDA1 SDO1	TX1 DT1 CK1	—	—	—
Note: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to the PPS input table in the device data sheet for details on which PORT pins may be used for this signal. All output signals shown in this row are PPS remappable. This is a bidirectional signal. For normal operation, user software must map this signal to the same pin via the PPS input and PPS output registers. These pins can be configured for I²C or SMBus logic levels via the RxyI2C registers. The SCL1/SDA1 signals may be assigned to these pins for expected operation. PPS assignments of these signals to other pins will operate; however, the logic levels will be standard TTL/ST as selected by the INLVL register.

PIC16F15254/55

3 Pin Allocation Tables