1.3 Live Update Memory Layout

To view Live Update memory layout for CORTEX-M Based MCUs refer to Live Update Memory Layout For CORTEX-M Based MCUs

To view Live Update memory layout for MIPS Based MCUs refer to Live Update Memory Layout For MIPS Based MCUs