1.4 Live Update Memory Layout For MIPS based MCUs, refer to the Live Update Memory Layout for MIPS Based MCUs For Cortex-M based MCUs, refer to the Live Update Memory Layout for Cortex-M Based MCUs
