Figure 45-93. ADC DNL vs ADC Code
(Single-Ended Mode, VDD = 3.0V, TAD = 1
μs)
Figure 45-94. ADC DNL vs ADC Code
(Single-Ended Mode, VREF+ = VDD = 3.0V,
TAD = 1 μs)
Figure 45-95. ADC DNL vs
TAD (Single-Ended Mode, VREF+ = VDD
= 3.0V, TA = 125°C, CPON = 'b11)
Figure 45-96. ADC DNL vs
VREF+ (Single-Ended Mode, TAD = 1 μs,
VDD = 3.0V, TA = 125°C, CPON =
'b11)
Figure 45-97. ADC INL vs ADC Code
(Single-Ended Mode, VDD = 3.0V, TAD = 1
μs)
Figure 45-98. ADC INL vs ADC Code
(Single-Ended Mode, VREF+ = VDD = 3.0V,
TAD = 1 μs)
Figure 45-99. ADC INL vs
TAD (Single-Ended Mode, VREF+ = VDD
= 3.0V, TA = 125°C, CPON = 'b11)
Figure 45-100. ADC INL vs
VREF+ (Single-Ended Mode, TAD = 1 μs,
VDD = 3.0V, TA = 125°C, CPON =
'b11)
Figure 45-101. ADC Gain Error vs
TAD (Single-Ended Mode, VREF+ = VDD
= 3.0V, CPON = 'b11)
Figure 45-102. ADC Gain Error vs
VREF+ (Single-Ended Mode, TAD = 1 μs,
VDD = 3.0V, CPON = 'b11)
Figure 45-103. ADC Offset Error vs TAD (Single-Ended Mode,
VREF+ = VDD = 3.0V, CPON =
'b11)
Figure 45-104. ADC Offset Error vs
VREF+ (Single-Ended Mode TAD = 1 μs,
VDD = 3.0V, CPON = 'b11)
DS40002343F
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.
