Jump to main content
IEEE 802.11 b/g/n Link Controller Module with Integrated Bluetooth® 5.0
Search
Product Pages
ATWILC3000
Home
7
CPU and Memory Subsystem
Introduction
Features
1
Ordering Information and Module Marking
2
Block Diagram
3
Pinout and Package Information
4
Electrical Characteristics
5
Power Management
6
Clocking
7
CPU and Memory Subsystem
7.1
Processor
7.2
Memory Subsystem
7.3
Nonvolatile Memory (eFuse)
8
WLAN Subsystem
9
Bluetooth® Subsystem
10
External Interfaces
11
Application Reference Design
12
Package Outline Drawings
13
Design Considerations
14
Appendix A: Regulatory Approval
15
Reference Documentation
16
Document Revision History
Microchip Information
7 CPU and Memory Subsystem
