35.6.3 Transfer Data Rate
By default, the QSPI module is enabled in single data rate mode. In this operating mode, the CLK_QSPI2X_AHB clock is not used and must be disabled.
The dual data rate operating mode is enabled by writing a ‘1
’ to the
Double Data Rate Enable bit in the CFGCON1 register (CFGCON1.QSPIDDRM). This operating
mode requires the CLK_QSPI2X_AHB clock and must be enabled before writing the DDREN
bit.