8.5.10.35 SDMMC Capabilities 1 Register
Note: The reset values match the
capabilities of the MPU alone. The user should adjust the capability registers so that
they also match the board design. Modify preset values only if the Capabilities Write
Enable (CAPWREN) bit is set to 1 in SDMMC_CACR.
Name: | SDMMC_CA1R |
Offset: | 0x44 |
Reset: | 0x00010070 |
Property: | Read/Write |
Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
Access | |||||||||
Reset |
Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
CLKMULT[7:0] | |||||||||
Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
Access | |||||||||
Reset |
Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
DRVDSUP | DRVCSUP | DRVASUP | DDR50SUP | SDR104SUP | SDR50SUP | ||||
Access | R/W | R/W | R/W | R/W | R/W | R/W | |||
Reset | 1 | 1 | 1 | 0 | 0 | 0 |
Bits 23:16 – CLKMULT[7:0] Clock Multiplier
This field indicates the multiplier factor between the Base Clock (BASECLK) used for the Divided Clock Mode and the Multiplied Clock (MULTCLK) used for the Programmable Clock mode (see SDMMC_CCR).
Reading this field to 0 means that the Programmable Clock mode is not supported.
Bit 6 – DRVDSUP Driver Type D Support
Value | Description |
---|---|
0 | Driver type D is not supported. |
1 | Driver type D is supported. |
Bit 5 – DRVCSUP Driver Type C Support
Value | Description |
---|---|
0 | Driver type C is not supported. |
1 | Driver type C is supported. |
Bit 4 – DRVASUP Driver Type A Support
Value | Description |
---|---|
0 | Driver type A is not supported. |
1 | Driver type A is supported. |
Bit 2 – DDR50SUP DDR50 Support
Value | Description |
---|---|
0 | DDR50 mode is not supported. |
1 | DDR50 mode is supported. |
Bit 1 – SDR104SUP SDR104 Support
Value | Description |
---|---|
0 | SDR104 mode is not supported. |
1 | SDR104 mode is supported. |
Bit 0 – SDR50SUP SDR50 Support
Value | Description |
---|---|
0 | SDR50 mode is not supported. |
1 | SDR50 mode is supported. |