9.1 Architectural Overview

A simplified block diagram of the Reset module is shown in Figure 9-1. Any active source of Reset will activate the system Reset signal. Many registers associated with the CPU and peripherals are forced into a known Reset state.

Figure 9-1. System Reset Block Diagram

Note: Multiple regulators may be instantiated with discrete status bits.