29.8 Operation During Sleep Mode

The CLB will operate in Sleep mode if only asynchronous logic is used, or if the selected oscillator is active. For example, if the CLBCLK register selects F_OSC as the clock source and the SLEEP instruction is executed, the CLB will not be operational since F_OSC is disabled during Sleep. In this example, Idle and Doze modes are still operational.

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.