9.6 Migrating Designs to Libero SoC 2021.3

9.6.1 Core Enhancements and Upgrades

The following table lists the core enhancements and upgrades. For more information about updating a core version, see section Updating a Core Version.

Core 2021.3 Version Status Comments
PF_DDR42.5.103ProductionRemoved limit on DDR4 max speed for RT PolarFire devices.
PF_INIT_MONITOR2.0.205Production Information about I/O Banks was missing for certain die/packages. This is fixed in this release.
PF_IOD_GENERIC_RX2.1.106Production
  • The Enable delay line simulation option is added to simulate early and late flags.
  • Corrected component preview for Fractional Dynamic displayed in the Symbol view.
PF_IOD_GENERIC_TX2.0.113ProductionCorrected differences between configurator’s Symbol view and the generated component view.
PF_IOD_OCTAL_DDR2.0.103Production See section PolarFire, PolarFire SoC, RT PolarFire – Octal PHY Differential DQS Output.
PF_PCIE2.0.106Production

If the DRI and RX input pins are unused, they are tied-off correctly.

PF_RGMII_TO_GMII1.3.104Production Repackaged this core with latest PF_IOD_GENERIC_RX and PF_IOD_GENERIC_TX cores.
PF_SYSTEM_SERVICES3.0.101Production

See section eNVM System Service.

PF_TAMPER1.0.203Production

See section PF_TAMPER SECURITY_LOCKDOWN.

PF_XCVR_ERM3.1.200Production See section XCVR ERM Enhancements to Improve Transceiver Robustness.

9.6.2 Updating a Core Version

Perform the following procedure to update a core version:

  1. Download the latest version of the core into your vault.
  2. Upgrade each configured core in your design to the latest version by right-clicking on the core component in the design hierarchy and selecting Update Component Version. The component will be automatically regenerated.
    1. Note: The Update Component Version option is now available on instances of core components in a SmartDesign canvas as well. Also, the selected core version will be automatically downloaded from the Update Component Version dialog itself if needed.
  3. Review the SmartDesign components and user RTL files in which the core component has been instantiated. If the port-list of the core component is modified after updating to the new core version, right click on the core component's instance in the SmartDesign and select Update Instance to update its port-list. Check for any pin/port disconnections in the SmartDesign or for any new pins exposed on the core component's instance and connect them or tie them off as needed, and regenerate the SmartDesign component.
  4. Build Design Hierarchy and Derive the Timing Constraints again from the Constraint Manager tool to use the latest generated core timing constraints.
  5. Rerun the design flow.