1.2 Changes That Address Important Issues

1.2.1 PolarFire, PolarFire SoC, RT PolarFire, and RT PolarFire SoC

1.2.1.1 IOD TX Ratio 5, Single-ended Data Output

Enhanced the Design Rule Check (DRC) process to ensure that the N-side of the IOD pair is correctly restricted and not available for use when configured for single-ended data output.

1.2.1.2 Preferred Clock Input

1.2.1.2.1 MPF500T/TS/TL/TLS, RTPF500T/TS/TL/TLS, RTPF500ZT/TS/TL/TLS

Enabled the REF_CLK I/O from Transceiver QUAD4 of these devices.

1.2.1.2.2 MPFS460T/TS/TL/TLS, RTPFS460ZT/TS/TL/TLS

Enabled the REF_CLK I/O from Transceiver QUAD4 of these devices.

1.2.1.2.3 MPFS025T/TS/TL/TLS

Enabled the preferred clock input I/Os to the two PLLs located at the SE corner of these device.

1.2.1.2.4 Periphery Placement

Implemented automatic assignment of DLL and PLL blocks when cascaded.

1.2.2 PolarFire SoC Standalone MSS Configurator

1.2.2.1 New Physical Memory Protection (PMP) Lockdown Strategies

The Libero SoC 2025.2 release has the following significant enhancements to the PMP Lockdown Strategies:

  • Reorganized the PMP interface layout for more efficient configuration reducing complexity.
  • Added an Expert Mode option that allows direct configuration of PMP register settings by advanced users who require direct control over PMP and MPU configurations.

1.2.2.2 DDR Partition

Reorganized the DDR memory partition settings to a dedicated tab, improving usability and making it easier to manage and visualize memory allocation within MSS DDR.

1.2.2.3 I²C Voltage

Expanded the MSS I/O support to operate at 2.5 V when interfacing with I²C peripherals, increasing flexibility and supporting a broader range of external I²C devices.

1.2.2.4 CAN Voltage

Expanded the MSS I/O support to operate at 1.2 V, 1.5 V, 1.8 V, and 2.5 V to enable additional Low Voltage CMOS I/O standards for MSS CAN controller I/O connection to external CAN transceiver, where supported by user board design and transceiver specifications.

1.2.2.5 Enhanced Simulation Support for Processor BFM and Tiny QoS AXI Initiator

The mss_cpu_core can access the non-cache region of MSS DDR through the M14 port of the AXI switch. To mimic the processor behavior during simulation, you can choose to enable either the Processor BFM for the mss_cpu_core or a tiny QoS AXI Initiator, depending on your verification needs.