24.4.5 Debug Operation

When the CPU is halted in debug mode, the EVSYS continues normal operation. If the EVSYS is configured in a way that requires periodic servicing by the CPU through interrupts or similar mechanisms, improper operation or data loss may occur during debugging.

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.