Jump to main content
ATECC608A-TFLXTLS CryptoAuthentication™ Data Sheet
Search
Home
7
I
2
C Interface
7.1
I/O Conditions
Introduction
Features
Applications
1
Pin Configuration and Pinouts
2
EEPROM Memory and Data Zone Access Policies
3
Static RAM (SRAM) Memory
4
General Command Information
5
Device Commands
6
Application Information
7
I
2
C Interface
7.1
I/O Conditions
7.1.1
Device is Asleep
7.1.2
Device is Awake
7.2
I
2
C Transmission to
ATECC608A-TFLXTLS
7.3
Sleep Sequence
7.4
Idle Sequence
7.5
I
2
C Transmission from the
ATECC608A-TFLXTLS
8
Single-Wire Interface
9
Electrical Characteristics
10
Package Drawings
11
Revision History
The Microchip Website
Product Change Notification Service
Customer Support
Product Identification System
Microchip Devices Code Protection Feature
Legal Notice
Trademarks
Quality Management System
Worldwide Sales and Service
7.1 I/O Conditions
The device responds to the following I/O conditions:
