18.2 Embedded Characteristics
- 12-bit Key-Protected Programmable Counter
- Watchdog Clocks are Independent from Processor Clock
- Provides Reset or Interrupt Signals to the System
- Counters May be Stopped while Core 0 or Core 1 is in Debug State or while Core 0 is in Sleep Mode
- Generates a Sub-system 0 General Reset