In the Increment mode, the tsu_clk is supplied either from an external reference clock or from the FPGA fabric. The maximum clock frequency is 400 MHz. In this mode, the timer signals interfacing the FPGA fabric are gated off.
The following diagram shows the TSU from MSS in Increment Mode.
Figure 1. TSU from MSS (Increment Mode)
