The length of the self-timed write cycle (tWR) is defined as the amount of time from the Stop condition that begins the internal write cycle to the Start condition of the first device address byte sent to the AT24CS32 that it subsequently responds to with an ACK. Figure 1 has been included to show this measurement. During the internally self-timed write cycle, any attempts to read from or write to the memory array will not be processed.
Figure 1. Write Cycle Timing
