Jump to main content
32-bit ARM Cortex-M0+ Ultra-Low-Power MCU family with Peripheral Touch Controller (PTC), Segment LCD Controller, Advanced Analog, USB and AES
Search
Product Pages
ATSAML22G16A
ATSAML22G17A
ATSAML22G18A
ATSAML22J16A
ATSAML22J17A
ATSAML22J18A
ATSAML22N16A
ATSAML22N17A
ATSAML22N18A
Features
1
Configuration Summary
2
Ordering Information
2.1
SAM L22N
2.2
SAM L22J
2.3
SAM L22G
2.4
Device Identification
3
Block Diagram
4
Pinout
4.1
SAM L22G
4.2
SAM L22J
4.3
SAM L22N
5
Signal Descriptions List
6
I/O Multiplexing and Considerations
6.1
Multiplexed Signals
6.2
Other Functions
7
Power Supply and Start-Up Considerations
7.1
Power Domain Overview
7.2
Power Supply Considerations
7.3
Power-Up
7.4
Power-On Reset and Brown-Out Detector
7.5
Performance Level Overview
8
Product Mapping
9
Memories
9.1
Embedded Memories
9.2
Physical Memory Map
9.3
NVM User Row Mapping
9.4
NVM Software Calibration Area Mapping
9.5
Serial Number
10
Processor and Architecture
10.1
Cortex M0+ Processor
10.2
Nested Vector Interrupt Controller
10.3
Micro Trace Buffer
10.4
High-Speed Bus System
11
PAC - Peripheral Access Controller
11.1
Overview
11.2
Features
11.3
Block Diagram
11.4
Product Dependencies
11.5
Functional Description
11.6
Register Summary
11.7
Register Description
12
Peripherals Configuration Summary
13
DSU - Device Service Unit
13.1
Overview
13.2
Features
13.3
Block Diagram
13.4
Signal Description
13.5
Product Dependencies
13.6
Debug Operation
13.7
Chip Erase
13.8
Programming
13.9
Intellectual Property Protection
13.10
Device Identification
13.11
Functional Description
13.12
Register Summary
13.13
Register Description
14
Clock System
14.1
Clock Distribution
14.2
Synchronous and Asynchronous Clocks
14.3
Register Synchronization
14.4
Enabling a Peripheral
14.5
On Demand Clock Requests
14.6
Power Consumption vs. Speed
14.7
Clocks after Reset
15
GCLK - Generic Clock Controller
15.1
Overview
15.2
Features
15.3
Block Diagram
15.4
Signal Description
15.5
Product Dependencies
15.6
Functional Description
15.7
Additional Features
15.8
Sleep Mode Operation
15.9
Synchronization
15.10
Register Summary
15.11
Register Description
16
MCLK – Main Clock
16.1
Overview
16.2
Features
16.3
Block Diagram
16.4
Signal Description
16.5
Product Dependencies
16.6
Functional Description
16.7
Register Summary
16.8
Register Description
17
FREQM - Frequency Meter
17.1
Overview
17.2
Features
17.3
Block Diagram
17.4
Signal Description
17.5
Product Dependencies
17.6
Functional Description
17.7
Register Summary
17.8
Register Description
18
RSTC – Reset Controller
18.1
Overview
18.2
Features
18.3
Block Diagram
18.4
Signal Description
18.5
Product Dependencies
18.6
Functional Description
18.7
Register Summary
18.8
Register Description
19
PM - Power Manager
19.1
Overview
19.2
Features
19.3
Block Diagram
19.4
Signal Description
19.5
Product Dependencies
19.6
Functional Description
19.7
Register Summary
19.8
Register Description
20
OSCCTRL – Oscillators Controller
20.1
Overview
20.2
Features
20.3
Block Diagram
20.4
Signal Description
20.5
Product Dependencies
20.6
Functional Description
20.7
Register Summary
20.8
Register Description
21
OSC32KCTRL – 32.768 kHz Oscillators Controller
21.1
Overview
21.2
Features
21.3
Block Diagram
21.4
Signal Description
21.5
Product Dependencies
21.6
Functional Description
21.7
Register Summary
21.8
Register Description
22
SUPC – Supply Controller
22.1
Overview
22.2
Features
22.3
Block Diagram
22.4
Signal Description
22.5
Product Dependencies
22.6
Functional Description
22.7
Register Summary
22.8
Register Description
23
WDT – Watchdog Timer
23.1
Overview
23.2
Features
23.3
Block Diagram
23.4
Signal Description
23.5
Product Dependencies
23.6
Functional Description
23.7
Register Summary
23.8
Register Description
24
RTC – Real-Time Counter
24.1
Overview
24.2
Features
24.3
Block Diagram
24.4
Signal Description
24.5
Product Dependencies
24.6
Functional Description
24.7
Register Summary - COUNT32
24.8
Register Description - COUNT32
24.9
Register Summary - COUNT16
24.10
Register Description - COUNT16
24.11
Register Summary - CLOCK
24.12
Register Description - CLOCK
25
DMAC – Direct Memory Access Controller
25.1
Overview
25.2
Features
25.3
Block Diagram
25.4
Signal Description
25.5
Product Dependencies
25.6
Functional Description
25.7
Register Summary
25.8
Register Description
25.9
Register Summary - SRAM
25.10
Register Description - SRAM
26
EIC – External Interrupt Controller
26.1
Overview
26.2
Features
26.3
Block Diagram
26.4
Signal Description
26.5
Product Dependencies
26.6
Functional Description
26.7
Register Summary
26.8
Register Description
27
NVMCTRL – Non-Volatile Memory Controller
27.1
Overview
27.2
Features
27.3
Block Diagram
27.4
Signal Description
27.5
Product Dependencies
27.6
Functional Description
27.7
Register Summary
27.8
Register Description
28
PORT - I/O Pin Controller
28.1
Overview
28.2
Features
28.3
Block Diagram
28.4
Signal Description
28.5
Product Dependencies
28.6
Functional Description
28.7
Register Summary
28.8
Register Description
29
EVSYS – Event System
29.1
Overview
29.2
Features
29.3
Block Diagram
29.4
Signal Description
29.5
Product Dependencies
29.6
Functional Description
29.7
Register Summary
29.8
Register Description
30
SERCOM – Serial Communication Interface
30.1
Overview
30.2
Features
30.3
Block Diagram
30.4
Signal Description
30.5
Product Dependencies
30.6
Functional Description
31
SERCOM USART – SERCOM Universal Synchronous and Asynchronous Receiver and Transmitter
31.1
Overview
31.2
USART Features
31.3
Block Diagram
31.4
Signal Description
31.5
Product Dependencies
31.6
Functional Description
31.7
Register Summary
31.8
Register Description
32
SERCOM SPI – SERCOM Serial Peripheral Interface
32.1
Overview
32.2
Features
32.3
Block Diagram
32.4
Signal Description
32.5
Product Dependencies
32.6
Functional Description
32.7
Register Summary
32.8
Register Description
33
SERCOM I
2
C – SERCOM Inter-Integrated Circuit
33.1
Overview
33.2
Features
33.3
Block Diagram
33.4
Signal Description
33.5
Product Dependencies
33.6
Functional Description
33.7
Register Summary - I
2
C Client
33.8
Register Description - I
2
C Client
33.9
Register Summary - I
2
C Host
33.10
Register Description - I
2
C Host
34
TC – Timer/Counter
34.1
Overview
34.2
Features
34.3
Block Diagram
34.4
Signal Description
34.5
Product Dependencies
34.6
Functional Description
34.7
Register Description
34.8
Register Summary - 8-bit Mode
34.9
Register Summary - 16-bit Mode
34.10
Register Summary - 32-bit Mode
35
TCC – Timer/Counter for Control Applications
35.1
Overview
35.2
Features
35.3
Block Diagram
35.4
Signal Description
35.5
Product Dependencies
35.6
Functional Description
35.7
Register Summary
35.8
Register Description
36
TRNG – True Random Number Generator
36.1
Overview
36.2
Features
36.3
Block Diagram
36.4
Signal Description
36.5
Product Dependencies
36.6
Functional Description
36.7
Register Summary
36.8
Register Description
37
AES – Advanced Encryption Standard
37.1
Overview
37.2
Features
37.3
Block Diagram
37.4
Signal Description
37.5
Product Dependencies
37.6
Functional Description
37.7
Register Summary
37.8
Register Description
38
USB – Universal Serial Bus
38.1
Overview
38.2
Features
38.3
USB Block Diagram
38.4
Signal Description
38.5
Product Dependencies
38.6
Functional Description
38.7
Communication Device Host Register Summary
38.8
Communication Device Host Register Description
38.9
Device Registers - Common -Register Summary
38.10
Device Registers - Common
38.11
Device Endpoint Register Summary
38.12
Device Endpoint Register Description
38.13
Endpoint Descriptor Structure
38.14
Device Endpoint RAM Register Summary
38.15
Device Endpoint RAM Register Description
39
CCL – Configurable Custom Logic
39.1
Overview
39.2
Features
39.3
Block Diagram
39.4
Signal Description
39.5
Product Dependencies
39.6
Functional Description
39.7
Register Summary
39.8
Register Description
40
ADC - Analog-to-Digital Converter
40.1
Overview
40.2
Features
40.3
Block Diagram
40.4
Signal Description
40.5
Product Dependencies
40.6
Functional Description
40.7
Register Summary
40.8
Register Description
41
AC – Analog Comparators
41.1
Overview
41.2
Features
41.3
Block Diagram
41.4
Signal Description
41.5
Product Dependencies
41.6
Functional Description
41.7
Register Summary
41.8
Register Description
42
SLCD - Segment Liquid Crystal Display Controller
42.1
Overview
42.2
Features
42.3
Block Diagram
42.4
Signal Description
42.5
Product Dependencies
42.6
Functional Description
42.7
Register Summary
42.8
Register Description
43
PTC - Peripheral Touch Controller
43.1
Overview
43.2
Features
43.3
Block Diagram
43.4
Signal Description
43.5
Product Dependencies
43.6
Functional Description
44
Electrical Characteristics
44.1
Disclaimer
44.2
Absolute Maximum Ratings
44.3
General Operating Ratings
44.4
Supply Characteristics
44.5
Maximum Clock Frequencies
44.6
Power Consumption
44.7
Wake-up Timing
44.8
IO Pin Characteristics
44.9
Injection Current
44.10
Analog Characteristics
44.11
NVM Characteristics
44.12
Oscillators Characteristics
44.13
USB Characteristics
44.14
SLCD Characteristics
44.15
External Reset Pin
45
Typical Characteristics
45.1
Power Consumption over Temperature in Sleep Modes
46
Packaging Information
46.1
Thermal Considerations
46.2
Package Drawings
46.3
Soldering Profile
47
Schematic Checklist
47.1
Introduction
47.2
Power Supply
47.3
External Analog Reference Connections
47.4
External Reset Circuit
47.5
Unused or Unconnected Pins
47.6
Clocks and Crystal Oscillators
47.7
Programming and Debug Ports
47.8
USB Interface
47.9
LCD
47.10
SERCOM I
2
C Pins
47.11
Pin Characteristics
47.12
Reference Schematic
48
Conventions
48.1
Numerical Notation
48.2
Memory Size and Type
48.3
Frequency and Time
48.4
Registers and Bits
49
Acronyms and Abbreviations
50
Datasheet Revision History
50.1
Rev. D - 08/2023
50.2
Rev. C - 06/2023
50.3
Rev. B - 11/2021
50.4
Rev.A - 03/2017
50.5
Rev.E - 07/2016
50.6
Rev.D - 05/2016
50.7
Rev.C - 01/2016
50.8
Rev.B - 11/2015
50.9
Rev A - 08/2015
Microchip Information
The Microchip Website
Product Change Notification Service
Customer Support
Product Identification System
Microchip Devices Code Protection Feature
Legal Notice
Trademarks
Quality Management System
Worldwide Sales and Service