PINCFG

Pin Configuration n

Important: For SAM L11 Non-Secure accesses, read and write accesses (RW*) are allowed only if the security attribution for the corresponding I/O pin is set as Non-Secured in the NONSEC register.
Tip: The I/O pins are assembled in pin groups (”PORT groups”) with up to 32 pins. Group 0 consists of the PA pins, group 1 is for the PB pins, etc. Each pin group has its own PORT registers, with a 0x80 address spacing. For example, the register address offset for the Data Direction (DIR) register for group 0 (PA00 to PA31) is 0x00, and the register address offset for the DIR register for group 1 (PB00 to PB31) is 0x80.

There are up to 32 Pin Configuration registers in each PORT group, one for each I/O line.

  0x40 + n*0x01 [n=0..31] 8 PAC Write-Protection, Mix-Secure 0x00   32
Parent topic: Register Description

Pin Configuration n

Bit  7 6 5 4 3 2 1 0  
    DRVSTR       PULLEN INEN PMUXEN  
Access    RW/RW*/RW       RW/RW*/RW RW/RW*/RW RW/RW*/RW  
Reset    0       0 0 0  

Bit 6 – DRVSTR: Output Driver Strength Selection

Output Driver Strength Selection

This bit controls the output driver strength of an I/O pin configured as an output.

ValueDescription
0 Pin drive strength is set to normal drive strength.
1 Pin drive strength is set to stronger drive strength.

Bit 2 – PULLEN: Pull Enable

Pull Enable

This bit enables the internal pull-up or pull-down resistor of an I/O pin configured as an input.

ValueDescription
0 Internal pull resistor is disabled, and the input is in a high-impedance configuration.
1 Internal pull resistor is enabled, and the input is driven to a defined logic level in the absence of external input.

Bit 1 – INEN: Input Enable

Input Enable

This bit controls the input buffer of an I/O pin configured as either an input or output.

Writing a zero to this bit disables the input buffer completely, preventing read-back of the physical pin state when the pin is configured as either an input or output.

ValueDescription
0 Input buffer for the I/O pin is disabled, and the input value will not be sampled.
1 Input buffer for the I/O pin is enabled, and the input value will be sampled when required.

Bit 0 – PMUXEN: Peripheral Multiplexer Enable

Peripheral Multiplexer Enable

This bit enables or disables the peripheral multiplexer selection set in the Peripheral Multiplexing register (PMUXn) to enable or disable alternative peripheral control over an I/O pin direction and output drive value.

Writing a zero to this bit allows the PORT to control the pad direction via the Data Direction register (DIR) and output drive value via the Data Output Value register (OUT). The peripheral multiplexer value in PMUXn is ignored. Writing '1' to this bit enables the peripheral selection in PMUXn to control the pad. In this configuration, the physical pin state may still be read from the Data Input Value register (IN) if PINCFGn.INEN is set.

ValueDescription
0 The peripheral multiplexer selection is disabled, and the PORT registers control the direction and output drive value.
1 The peripheral multiplexer selection is enabled, and the selected peripheral function controls the direction and output drive value.