The CFD can generate the following output event:
- Clock Failure (CLKFAIL): Generated
when the Clock Failure status bit is set in the Status register (STATUS.CLKFAIL). The
CFD event is not generated when the Clock Switch bit (STATUS.CLKSW) in the Status
register is set.
Writing a '1' to an Event Output bit in the Event Control register (EVCTRL.CLKFAILEO)
enables the CFD output event. Writing a '0' to this bit disables the CFD output event.
Refer to the
Event System chapter for details on configuring the event system.
The DFLLULP can take the following actions
on an input event (TUNE):
- Unlock the DFLLULP close loop tuner
and start over a frequency tuning, depending on the settings of the DFLLULP
registers, until the tuner achieves a new lock.
Writing a '1' to the Event Input Enable bit in the Event Control register
(EVCTRL.TUNEEI) enables the corresponding action on input event. Writing a '0' to this bit
disables the corresponding action on input event. Refer to the
Event System chapter
for details on configuring the event system.