SPI Interrupts

There are three top level SPI interrupts in the PIRx register:

The SPI Module status interrupts are enabled at the module level in the SPIxINTE register. Only enabled status interrupts will cause the single top level SPIxIF flag to be set.