The WD bits on the generated component are partitioned into slices based on the width of the data on the write port of each LSRAM block. Each bit of WD is connected to all blocks in a slice at every depth and synchronized with WCLK.