Block Diagram

Figure 1. Timer/Counter Type B Block

The timer/counter can be clocked from the Peripheral Clock (CLK_PER) or a 16-bit Timer/Counter type A (CLK_TCAn).

Figure 2. Timer/Counter Clock Logic

The Clock Select (CLKSEL) bit field in the Control A (TCBn.CTRLA) register selects one of the prescaler outputs directly as the clock (CLK_TCB) input.

Setting the timer/counter to use the clock from a TCAn allows the timer/counter to run in sync with that TCAn.

By using the EVSYS, any event source, such as an external clock signal on any I/O pin, may be used as a control logic input. When an event action controlled operation is used, the clock selection must be set to use an event channel as the counter input.