PIC16F15225/45

2 Pin Diagrams

Figure 2-1. 14-Pin PDIP, SOIC, TSSOP

Figure 2-2. 16-Pin QFN

Note: It is recommended that the exposed bottom pad be connected to V_SS, however, it must not be the only V_SS connection to the device.

Figure 2-3. 20-Pin PDIP, SOIC, SSOP

Figure 2-4. 20-Pin VQFN

Note: It is recommended that the exposed bottom pad be connected to V_SS, however, it must not be the only V_SS connection to the device.

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.