2.2

Figure 2-2. 

20-Pin PDIP

20-Pin SOIC

20-Pin SSOP