Jump to main content
10.7 Register Summary - WDT Control
Offset | Name | Bit Pos. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
---|
0x00 ... 0x0E3C | Reserved | | | | | | | | | |
0x0E3D | WDTCON0 | 7:0 | | | WDTPS[4:0] | SEN |
0x0E3E | WDTCON1 | 7:0 | | WDTCS[2:0] | | WINDOW[2:0] |
0x0E3F | WDTPSL | 7:0 | PSCNTL[7:0] |
0x0E40 | WDTPSH | 7:0 | PSCNTH[7:0] |
0x0E41 | WDTTMR | 7:0 | WDTTMR[4:0] | STATE | PSCNT[1:0] |